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Abstract, this paper presents the design and simulation of a 
3rd-order two-path Discrete-Time Time-Interleaved (DTTI) ΔΣ 
modulator. By exploiting the concept of the time-interleaving 
techniques and time domain equations, a conventional 3rd-order 
Discrete-Time (DT) ΔΣ modulator is converted to a 
corresponding 3rd-order two-path DTTI counterpart. For the 
sake of saving power and silicon area, the integrators between the 
two paths of the DTTI ΔΣ modulator are shared. Using one set of 
integrators makes the DTTI ΔΣ modulator robust to path 
mismatch effects compared to the typical DTTI ΔΣ modulator 
which has individual integrators in all paths. A problem arises 
out of sharing integrators between paths which we call the 
delayless feedback problem. A solution for this problem is 
proposed in this paper and for an OverSampling Ratio (OSR) of 
16 and a clock frequency of 320MHz, a maximum SNR of 76.5dB 
is obtained. 
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     The ΔΣ modulators can achieve a very high resolution 
analog-to-digital conversion for low bandwidth applications 
by using oversampling and noise shaping techniques[1]. 
Recently, wideband applications require the ADCs with higher 
signal bandwidth. In order to increase the signal bandwidth of 
the modulator, a variety of methods can be used such as: using 
higher sampling frequency, increasing the order of the 
modulator and the number of quantizer bits.However, each of 
them has a price and is limited by technology [2]. 
     One efficient appoach to increase the signal bandwidth is to 
use the time-interleaving technique [3] which increases the 
effective sampling frequency by paralleling more channels. 
This method is discussed in the next section. 
 
II. TIME-INTERLEAVED (TI) ΔΣ MODULATORS 
 
     The well known procedure for the design of a ΔΣ 
modulator is based on choosing: the order and architecture of 
the ΔΣ modulator, the OSR and the number of bits for the 
quantizer. The time-interleaving technique can be successfully 
applied to ΔΣ modulators. However, the performance of the 
whole modulator is degraded due to channel mismatches. By  
paralleling M interconnected modulators that are working 
concurrently, the effective sampling rate and the OSR 
becomes M times the clock rate and the OSR of each 
modulator respectively [4],[5]. It should be noted that the 
required resolution can be obtained without increasing the 
order of the modulator or the number of bits for the quantizer 
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Figure 1: A 3rd-order conventional single-loop DT ΔΣ modulator. 
 
 
A. DERIVATION OF THE TI ΔΣ MODULATOR 
 
     The 3rd-order DTTI ΔΣ modulator is derived directly from 
the time domain node equations of its conventional DT ΔΣ 
modulator as shown in Figure 1. It is assumed that the DAC in 
the feedback loop is ideal (ܪ஽஺஼(ݖ) = 1). The time domain 
equations of the modulator are written for two consecutive 
time slots as (2n)th and (2n+1)th as follows [6]: 
 
ݒଵ(2݊) = ܽݔ(2݊ − 1) − ܽݕ(2݊ − 1) + ݒଵ(2݊ − 1) (1.a) 
ݒଶ(2݊) = ܾݒଵ(2݊ − 1) − ܾݕ(2݊ − 1) + ݒଶ(2݊ − 1) (1.b) 
ݒଷ(2݊) = ܿݒଶ(2݊ − 1) − ܿݕ(2݊ − 1) + ݒଷ(2݊ − 1) (1.c) 




ݒଵ(2݊ + 1) = ܽݔ(2݊) − ܽݕ(2݊) + ݒଵ(2݊) (2.a)
ݒଶ(2݊ + 1) = ܾݒଵ(2݊) − ܾݕ(2݊) + ݒଶ(2݊) (2.b)
ݒଷ(2݊ + 1) = ܿݒଶ(2݊) − ܿݕ(2݊) + ݒଷ(2݊) (2.c)
ݕ(2݊ + 1) = ܳ[ݒଷ(2݊ + 1)] (2.d)
 
where ܳ[. ] represents the quantization function. The input 
ݔ(݊) is distributed between two channels through an input 
multiplexer which operates at twice the clock frequency of 
each channel. The input ݔ(݊) is relabelled as follows: 
 
ݔଵ(݊) = ݔ(2݊), ݔଶ(݊) = ݔ(2݊ − 1) (3) 
 

























Figure 2: A 3rd-order DTTI ΔΣ modulator with shared integrators and delayless feedback path. 
 
Similarly, the other nodes of the modulator are relabelled: 
 
ݒଵଵ(݊) = ݒଵ(2݊), ݒଵଶ(݊) = ݒଵ(2݊ − 1) (4.a) 
ݒଶଵ(݊) = ݒଶ(2݊), ݒଶଶ(݊) = ݒଶ(2݊ − 1) (4.b)
ݒଷଵ(݊) = ݒଷ(2݊), ݒଷଶ(݊) = ݒଷ(2݊ − 1) (4.c)
ݕଵ(݊) 		= ݕ(2݊), ݕଶ(݊) 		= ݕ(2݊ − 1) (4.d)
 
By sharing only one set of integrators, the input demultiplexer 
is removed and the input ݔ(݊) is shared between channels. 
Hence equation (3) results in (5) as follows: 
 
ݔଵ(݊) = ݔଶ(݊) = ݔ(݊) (5) 
 
Equation sets (6) and (7) are derived by substituting equation 
set (4) and equation (5) into equation sets (1) and (2) 
respectively as follows: 
 
ݒଵଵ(݊) = ܽݔ(݊) 				− ܽݕଶ(݊) + ݒଵଶ(݊) (6.a) 
ݒଶଵ(݊) = ܾݒଵଶ(݊) − ܾݕଶ(݊) + ݒଶଶ(݊) (6.b) 
ݒଷଵ(݊) = ܿݒଶଶ(݊) − ܿݕଶ(݊) + ݒଷଶ(݊) (6.c) 




ݒଵଶ(݊ + 1) = ܽݔ(݊) 				− ܽݕଵ(݊) + ݒଵଵ(݊) (7.a) 
ݒଶଶ(݊ + 1) = ܾݒଵଵ(݊) − ܾݕଵ(݊) + ݒଶଵ(݊) (7.b) 
ݒଷଶ(݊ + 1) = ܿݒଶଵ(݊) − ܿݕଵ(݊) + ݒଷଵ(݊) (7.c) 
ݕଶ(݊ + 1) = ܳ[ݒଷଶ(݊ + 1)] (7.d) 
 
Equation set (7) can be rewritten as equation set (8): 
 
ݒଵଶ(݊) = ܽݔ(݊ − 1) 				− ܽݕଵ(݊ − 1) + ݒଵଵ(݊ − 1) (8.a) 
ݒଶଶ(݊) = ܾݒଵଵ(݊ − 1) − ܾݕଵ(݊ − 1) + ݒଶଵ(݊ − 1) (8.b) 
ݒଷଶ(݊) = ܿݒଶଵ(݊ − 1) − ܿݕଵ(݊ − 1) + ݒଷଵ(݊ − 1) (8.c) 
ݕଶ(݊) = ܳ[ݒଷଶ(݊)] (8.d) 
 
Equation set (9) is derived by further substituting equation set 
(6) into equation set (8). 
 
ݒଵଶ(݊) = 2ܽݔ(݊ − 1) − ܽݕଵ(݊ − 1) − ܽݕଶ(݊ − 1) + 
ݒଵଶ(݊ − 1) 
 
(9.a) 
ݒଶଶ(݊) = ܾܽݔ(݊ − 1) + 2ܾݒଵଶ(݊ − 1) − ܾݕଵ(݊ − 1) − 
ܾ(1 + ܽ)ݕଶ(݊ − 1) + ݒଶଶ(݊ − 1) 
 
(9.b) 
ݒଷଶ(݊) = ܾܿݒଵଶ(݊ − 1) + 2ܿݒଶଶ(݊ − 1) − ܿݕଵ(݊ − 1) −  
ܿ(1 + ܾ)ݕଶ(݊ − 1) + ݒଷଶ(݊ − 1) (9.c) 
 
The 3rd-order DTTI ΔΣ modulator which is shown in Figure 2 
is derived directly from the time domain equation set (6) and 
(9).    
     The motive behind sharing integrators is to eliminate the 
instability that can arise from the DC offset mismatch of the 
two individual integrator set based two channel interleaving 
case. The DTTI ΔΣ modulators need an input demultiplexer 
which samples the input signal at the highest clock frequency 
of the DTTI ΔΣ modulator and distributes it between channels. 
This fast demultiplexer is a limiting factor for the performance 
of the DTTI ΔΣ modulators. This architecture does not need 
an input demultiplexer and the input signal is shared between 
channels [3],[5]. Removing the input demultiplexer has no 
effect on the NTF of the DTTI ΔΣ modulator but it causes 
some notches in its Signal Transfer Function (STF)  at the 
following frequencies clkF5.0 , clkF5.1 , clkF5.2 , clkF5.3 , … 
which is shown in Figure 5 where clkF  is the clock frequency 
of  the DTTI ΔΣ modulator [5].  
  
B. DELAYLESS FEEDBACK PATH PROBLEM IN TI ΔΣ MODULATORS 
 
     This is the issue that forms the focus of this paper which 
makes implementation of Time Interleaved (TI) ΔΣ 
modulators with shared integrators impractical and it is called 
the “delayless feedback path problem” that comes from 
equation (6.c) in which ݒଷଵ(݊) (the input of quantizer Q1) is 
directly linked to	ݕଶ(݊). This means that the output of the 
second quantizer (Q2) is connected to the input of another 
quantizer (Q1) without any delay [7]. One method to eliminate 
the delayless path is to move this feedback to the digital 
domain instead of performing it in the analog domain [5]. The 
disadvantage of this method is that the first quantizer (Q1) 
requires more comparators than the number of the comparators 
in the second quantizer (Q2) [7]. The second method is to use 
a sample-and-hold in front of the first quantizer (Q1) and 
quantizing the signal when the output of DAC2 is ready [3]. 
This method needs a complicated timing generator, a sample-
and-hold and also faster integrators. The third method which is 
our proposed method is based on substituting ݒଷଶ(݊) for ݕଶ(݊) 
in equation (6.c). This method increases the quantization noise 
of the quantizer Q2 at the output	ݕ(݊). To better understand 
how this works we shall perform a step by step 

























Figure 3: The proposed 3rd-order DTTI ΔΣ modulator with shared integrators and without delayless feedback path. 
 
mathematical analysis of what happens. Quantizer Q1 and Q2 
quantize the signal ݒଷଵ(݊) and ݒଷଶ(݊) as follows: 
 
ݕଵ(݊) = ܳ[ݒଷଵ(݊)] = ݒଷଵ(݊) + ݁ଵ(݊) (10) 
ݕଶ(݊) = ܳ[ݒଷଶ(݊)] = ݒଷଶ(݊) + ݁ଶ(݊) (11) 
 
Where ݁ଵ(݊) and ݁ଶ(݊) represent the quantization noise of the 
quantizer Q1 and Q2 respectively. Equation (12) is derived by 
substituting (6.c) into (10): 
 
ݕଵ(݊) = ܿݒଶଶ(݊) − ܿݕଶ(݊) + ݒଷଶ(݊) + ݁ଵ(݊) (12) 
 
Equation (13) is given by substituting ݒଷଶ(݊) for ݕଶ(݊) into 
equation (12). The output of Q1 is called ݕଵ∗(݊) in (13): 
 
ݕଵ∗(݊) = ܿݒଶଶ(݊) − (ܿ − 1)ݒଷଶ(݊) + ݁ଵ(݊) 
 
(13) 
ݕଵ∗(݊) approximates	ݕଵ(݊) in the DTTI ΔΣ modulator. The error 
which is induced by this method is presented by equation (14). 
This error does not cause instability in the modulator but 
increases quantization noise of quantizer Q2 at the output 
ݕ(݊) followed by degrading the SNR of the modulator. 
 
݁ݎݎ݋ݎ = ݕଵ∗(݊) − ݕଵ(݊) = ܿݕଶ(݊)−ܿݒଷଶ(݊) = ܿ݁ଶ(݊) (14) 
 
The resulting 3rd-order DTTI ΔΣ modulator is shown in  
Figure 3. The Signal Transfer Function (STF) and Noise 
Transfer Function (NTF) can be obtained by determining the 
loop filters of the modulator. In this design, the DTTI ΔΣ 
modulator has six loop filters (ܨܨଵ(ݖ), ܨܨଶ(ݖ), ܪଵ(ݖ),	 
ܪଶ(ݖ), ܪଷ(ݖ)	and ܪସ(ݖ)) and can be determined with the help of 
the symbolic toolbox of MATLAB. These loop filters for the 
DTTI ΔΣ modulator are as depicted in Figure 4. The STF and 
NTFs can be formulated by performing the following 
algebraic analysis: 
 
ܻ(ݖ) = ଵܻ∗(ݖଶ)ݖିଵ + ଶܻ(ݖଶ) (15) 
ܻ(ݖ) = ܵܶܨ(ݖ)ܺ(ݖ) + ܰܶܨଵ(ݖ)ܧଵ(ݖ) + ܰܶܨଶ(ݖ)ܧଶ(ݖ) (16) 
ܰܶܨଵ(ݖ) =
ܪଷ(ݖଶ) + [1 − ܪସ(ݖଶ)]ݖିଵ
[1 − ܪଵ(ݖଶ)][1 − ܪସ(ݖଶ)] − ܪଶ(ݖଶ)ܪଷ(ݖଶ) 
(17) 
ܰܶܨଶ(ݖ) =
[1 − ܪଵ(ݖଶ)] + ܪଶ(ݖଶ)ݖିଵ
[1 − ܪଵ(ݖଶ)][1 − ܪସ(ݖଶ)] − ܪଶ(ݖଶ)ܪଷ(ݖଶ) 
(18) 
ܵܶܨ(ݖ) = ܰܶܨଵ(ݖ)ܨܨଵ(ݖଶ) + ܰܶܨଶ(ݖ)ܨܨଶ(ݖଶ) (19) 
Where ܵܶܨ(ݖ), ܰܶܨଵ(ݖ)	and ܰܶܨଶ(ݖ) represent the signal 
transfer function from	ݔ(݊) to	ݕ(݊), the noise transfer function 
from ݁ଵ(݊) to ݕ(݊) and the noise transfer function from ݁ଶ(݊) 
to ݕ(݊) respectively. The ݖଶ terms show the effect of the up-


















Figure 4: The block diagram of a DTTI ΔΣ modulator. 
 
     The conventional ΔΣ modulator is designed through the use 
of the delta-sigma toolbox from MATLAB to operate at 
160MHz clock frequency and OSR of 16. The modulator 
coefficients are	ሼܽ, ܾ, ܿሽ = ሼ0.333,1,3ሽ. The STF and NTFs of 
the DTTI ΔΣ modulator are given by (20), (21) and (22). 
 
ܵܶܨ(ݖ) = ݖିଷ(1 + ݖିଵ) (20) 
ܰܶܨଵ(ݖ) = ݖିଵ(1 − ݖିଵ)ଷ (21) 
ܰܶܨଶ(ݖ) = (1 + ݖିଵ)(1 − ݖିଵ)ଷ (22) 
 
     Figure 5 compares the STFs of the DT and the DTTI ΔΣ 
modulator. STF of DT ΔΣ modulator is flat but STF of DTTI 
ΔΣ modulator has a notch at half sampling frequency resulting 
from (1 + ݖିଵ) term in (20). Figure 6 shows the NTFs of the 
DT and the DTTI ΔΣ modulator. NTFs of the DTTI ΔΣ 
modulator shape the quantization noise more than the NTF of 
the DT ΔΣ modulator, however, ܰܶܨଶ(ݖ) shapes noise less 
than ܰܶܨଵ(ݖ) as a result of approximating ݕଵ(݊) in (13).  
 
III. SIMULATION RESULTS 
 
     The DT and the DTTI ΔΣ modulator have been simulated 
using the SIMULINK toolbox of MATLAB and all non-
idealities such as finite dc gain, slew-rate and bandwidth of the 
opamps, the DAC mismatches and offsets of the quantizers 
have been modelled and their effects on the performance of 
the modulator have been investigated. The quantizers of the 
25th Iranian Conference on Electrical Engineering (ICEE2017) 
 
 
DT and the DTTI ΔΣ modulator have 4bits of resolution in 
this design. The output spectra of the DT and the DTTI ΔΣ 
modulator for a 2.4462MHz input and clock frequencies of 
160MHz and 320MHz respectively are plotted in Figure 7. 
The output spectra of the DTTI ΔΣ modulator is shaped more 
than the conventional DT ΔΣ modulator. The SNDRs of the 
conventional DT and the DTTI ΔΣ modulator are 64.5dB and 
76.5dB respectively. Therefore in this particular case, the 
SNDRs of the DTTI ΔΣ modulators is improved by 11dB.  
 
 
Figure 5: The STFs of the DT and the DTTI ΔΣ modulator. 
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Figure 6: The NTFs of the DT and the DTTI ΔΣ modulator. 
 
 
 IV. CONCLUSION 
 
     In this paper a 3rd–order DTTI  ΔΣ modulator with shared 
integrators between two-path and an OSR of 16 has been 
designed and simulated in the SIMULINK environment of 
MATLAB to operate at a sampling rate of 320MHz.. All 
practical non-idealities have been modelled and investigated. 
To resolve the delayless feedback path issue resulting from 
sharing integrators between paths, an approximation method 
has been proposed. The maximum SNDR obtained from the 
DTTI ΔΣ modulator is 76.5dB which shows an 11dB 
improvement in comparison with the standard single-loop 




Figure 7: The output spectra of the DT and the DTTI ΔΣ modulator for a 
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